NXFEE – Area Efficient

sale OFFER 63%

A 0.1–3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS

sale OFFER 50%

2016, Area Efficient

A 65-nm CMOS Constant Current Source With Reduced PVT Variation

sale OFFER 44%

2015, Area Efficient

A Comparative Analysis of Multiplier Topologies using Different Vedic Sutras

sale OFFER 43%

2022, Area Efficient, VLSI

A Configurable Floating Point Multiple Precision Processing Element for HPC and AI Converged Computing

sale OFFER 66%

2019, Area Efficient, VLSI

A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories

sale OFFER 50%

2020, Area Efficient, VLSI

A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA

sale OFFER 44%

2014, Area Efficient, VLSI

A Floating-Point Fused Dot-Product Unit

sale OFFER 50%

Area Efficient, VLSI, VLSI 2024

A High Speed CRC-32 Implementation on FPGA

sale OFFER 44%

2020, Area Efficient, VLSI

A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process

sale OFFER 54%

2019, Area Efficient, VLSI

A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace

sale OFFER 50%

2022, Area Efficient, VLSI

A High-Throughput VLSI Architecture Design of Canonical Huffman Encoder

sale OFFER 40%

Area Efficient, VLSI, VLSI 2024

A Hybrid TRNG-PRNG Architecture for High-Performance and Resource-Efficient Random Number Generation on FPGA

sale OFFER 38%

2015, Area Efficient

A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF(2 m)

sale OFFER 40%

2019, Area Efficient, VLSI

A Novel Design of Flip-Flop Circuits using Quantum Dot Cellular Automata (QCA)

sale OFFER 50%

Area Efficient, VLSI, VLSI 2024

A Novel Design of High Speed Multiplier Using Hybrid Adder Technique

sale OFFER 50%

2022, Area Efficient, VLSI

A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic

sale OFFER 36%

Accessories, Area Efficient, VLSI, VLSI 2025

A Pipelined Fused Multiply-Add Architecture for Configurable FP16 Multi-Operand Operations

sale OFFER 20%

Area Efficient, VLSI, VLSI Application / Interface and Mini Projects

A Reversible Processor Architecture and Its Reversible Logic Design

sale OFFER 29%

2020, Area Efficient, VLSI

A Review on Fundamentals of Ternary Reversible Logic Circuits

sale OFFER 60%

2019, Area Efficient, VLSI

A Two-Speed, Radix-4, Serial–Parallel Multiplier (Booth Multiplier )

sale OFFER 40%

2022, Area Efficient, VLSI

A Unified Approach for Realization of IIR Filters in Delta Domain

sale OFFER 50%

2022, Area Efficient, VLSI

Advanced Encryption Standard Algorithm with Optimal S-box and Automated Key Generation

sale OFFER 50%

2022, Area Efficient, VLSI

Algorithm Level Error Detection in Low Voltage Systolic Array

sale OFFER 60%

2021, Area Efficient, VLSI

An Efficient and High Speed Overlap Free Karatsuba Based Finite Field Multiplier for FPGA Implementation

sale OFFER 44%

2015, Area Efficient

An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis.

sale OFFER 38%

2018, Area Efficient, VLSI

An Efficient Design for Reversible Wallace Unsigned Multiplier

sale OFFER 50%

2014, Area Efficient, VLSI

An Efficient Implementation of Floating Point Multiplier

sale OFFER 33%

2014, Area Efficient, VLSI

An LUT Based RNS FIR Filter Implementation for Reconfigurable Applications

sale OFFER 47%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

An Optimization in Conventional Shift &Add Multiplier for Area-Efficient Implementation on FPGA

sale OFFER 63%

2020, Area Efficient, VLSI

Approximate Multiplier Design Using Novel Dual-Stage 4 : 2 Compressors

sale OFFER 50%

Accessories, Area Efficient, VLSI, VLSI 2024

Approximate Multiplier Design with LFSR-Based Stochastic Sequence Generators for Edge AI

sale OFFER 29%

2020, Area Efficient, VLSI

Area Delay and Energy Efficient Multi-Operand Binary Tree Adder

sale OFFER 33%

2014, Area Efficient

Area Delay Power Efficient Carry Select Adder

sale OFFER 60%

2019, Area Efficient, VLSI

Area-Efficient Bidirectional Shift-Register Using Bidirectional Pulsed-Latches

sale OFFER 50%

2015, Area Efficient

ASIC design of UHF RFID reader digital baseband

sale OFFER 50%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

AxPPA: Approximate Parallel Prefix Adders

sale OFFER 50%

2015, Area Efficient

Byte-Reconfigurable LDPC Codec Design With Application to High-Performance ECC of NAND Flash Memory Systems

sale OFFER 67%

2018, Area Efficient

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding

sale OFFER 50%

2017, Area Efficient, VLSI

Comparative study of 16-order FIR filter design using different multiplication techniques

sale OFFER 38%

2020, Area Efficient, VLSI

Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers

sale OFFER 40%

2016, Area Efficient

Concept Design and Implementation of Reconfigurable CORDIC

sale OFFER 29%

2022, Area Efficient, VLSI

Design and Analysis of a Majority Logic Based Imprecise 6-2 Compressor for Approximate Multipliers

sale OFFER 60%

2020, Area Efficient, VLSI

Design and analysis of High speed Wallace tree multiplier using parallel prefix adders for VLSI circuit designs

sale OFFER 50%

Area Efficient, VLSI, VLSI 2023

Design and Evaluation of Inexact Computation based Systolic Array for Convolution

sale OFFER 29%

Area Efficient, VLSI, VLSI 2024

Design and Implementation of 32-bit CSPRNG using the PRESENT cipher with Dual Polynomial PRNG for Enhanced Randomness and Precision

sale OFFER 47%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

Design and Implementation of an 8-bit Approximate Wallace Tree Multiplier for Energy Efficient Deep Neural Networks

sale OFFER 29%

2015, Area Efficient, IEEE, VLSI

Design and Low-Complexity Implementation of Matrix–Vector Multiplier for Iterative Methods in Communication Systems

sale OFFER 47%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

Design of High Speed 8-bit Vedic Multiplier using Brent Kung Parallel Prefix Adder

sale OFFER 40%

2015, Area Efficient, IEEE, VLSI

Design of Testable Reversible Sequential Circuits

sale OFFER 60%

2020, Area Efficient, VLSI

Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits

sale OFFER 44%

Area Efficient, VLSI, VLSI 2024

Efficient Approximate Floating-Point Multiplier with Runtime Reconfigurable Frequency and Precision

sale OFFER 40%

Area Efficient, VLSI, VLSI 2024

Efficient CRC-BCH Unified Encoder for Global Positioning System

sale OFFER 50%

2019, Area Efficient, VLSI

Efficient Design for Fixed-Width Adder-Tree

sale OFFER 25%

Area Efficient, VLSI, VLSI Application / Interface and Mini Projects

Efficient Image Conversion and Restoration System with Hexadecimal Encoding and Quality Evaluation

sale OFFER 50%

Area Efficient, VLSI, VLSI 2024

Efficient Pseudo Random Number Generator (PRNG) Design on FPGA

sale OFFER 50%

Accessories, Area Efficient, VLSI, VLSI 2024

Energy Efficient Compact Approximate Multiplier for Error-Resilient Applications

sale OFFER 60%

2017, Area Efficient, VLSI

Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems

sale OFFER 44%

ER_TCAM_A Soft Error Resilient SRAM Based TCAM

2020, Area Efficient, VLSI

ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs

sale OFFER 44%

Error_Detection_Correction_SRAM_Emulated_TCAM

2019, Area Efficient, VLSI

Error Detection and Correction in SRAM Emulated TCAMs

sale OFFER 52%

2019, Area Efficient, VLSI

Feed forward-Cutset-Free Pipelined Multiply–Accumulate Unit for the Machine Learning Accelerator

sale OFFER 44%

2020, Area Efficient, VLSI

FPGA Based True Random Number Generation Using Programmable Delays in Oscillator Rings

sale OFFER 25%

Area Efficient, VLSI, VLSI Application / Interface and Mini Projects

FPGA Implementation of 8×8 Truncated Multiplier Using Brent Kung Parallel Prefix Adder

sale OFFER 33%

Area Efficient, VLSI, VLSI Application / Interface and Mini Projects

FPGA Implementation of Comparative Analysis and Performance Evaluation for Different LFSR Techniques

sale OFFER 44%

2015, Area Efficient, High speed VLSI Design

FPGA Implementation of Partially Parallel Encoder Architecture for Long Polar Code

sale OFFER 40%

2022, Area Efficient, VLSI

FPGA Implementation of Single Precision Floating Point Multiplier using High Speed Parallel Prefix Adder based Wallace Tree Multiplier

sale OFFER 33%

2015, Area Efficient

Fully Reused VLSI Architecture of FM0Manchester Encoding Using SOLS Technique for DSRC Applications

sale OFFER 60%

Area Efficient, VLSI, VLSI 2024

Hardware-Efficient Logarithmic Floating-Point Multipliers for Error-Tolerant Applications

sale OFFER 33%

2021, Area Efficient, VLSI

High Performance Accurate and Approximate Multipliers for FPGA based Hardware Accelerators

sale OFFER 38%

2015, Area Efficient

High Speed and Energy Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels

sale OFFER 25%

2018, Area Efficient, VLSI

High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop

sale OFFER 68%

2020, Area Efficient, VLSI

High Speed Area Efficient VLSI Architecture of Three Operand Binary Adder

sale OFFER 56%

2020, Area Efficient, VLSI

High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell

sale OFFER 18%

Area Efficient, VLSI, VLSI 2023, VLSI Application / Interface and Mini Projects

Implementation of High-Precision MFCC Feature Extraction Using FPGA for Speech Recognition

sale OFFER 40%

2020, Area Efficient, VLSI

Implementation of Low Power 1-bit Hybrid Full Adder using 22nm CMOS Technology

sale OFFER 50%

2018, Area Efficient

Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications

sale OFFER 33%

2016, Area Efficient

Input Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding

sale OFFER 44%

2022, Area Efficient, VLSI

Low Cost Online Convolution Checksum Checker

sale OFFER 38%

2022, Area Efficient, VLSI

Low power Dadda multiplier using approximate almost full adder and Majority logic based adder compressors

sale OFFER 38%

2015, Area Efficient, IEEE, VLSI

Low Power Divider Using Vedic Mathematics

sale OFFER 63%

2016, Area Efficient, IEEE, VLSI

Low Power Variation Tolerant Nonvolatile Lookup Table Design

sale OFFER 33%

2021, Area Efficient, VLSI

Low-Cost and Programmable CRC Implementation Based on FPGA

sale OFFER 33%

2014, Area Efficient

Modified Wallace Tree Multiplier using Efficient Square Root Carry Select Adder

sale OFFER 67%

2019, Area Efficient, VLSI

Multiplier-free Implementation of Galois Field Fourier Transform on a FPGA

sale OFFER 44%

2019, Area Efficient, VLSI

New Majority Gate Based Parallel BCD Adder Designs for Quantum-dot Cellular Automata

sale OFFER 38%

2015, Area Efficient, IEEE, VLSI

Novel Block-Formulation and Area-Delay-Efficient Reconfigurable Interpolation Filter Architecture for Multi-Standard SDR Applications

sale OFFER 38%

2015, Area Efficient

Obfuscating DSP Circuits via High Level Transformations

sale OFFER 33%

Area Efficient, VLSI, VLSI 2024

Optimized Dual Accumulator based RISC Architecture with Advanced Memory and Peripheral Operations

sale OFFER 60%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

Optimizing Ternary Multiplier Design with Fast Ternary Adder

sale OFFER 60%

2016, Area Efficient, IEEE, VLSI

OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application

sale OFFER 50%

2022, Area Efficient, VLSI

Parallel Pipelined Architecture and Algorithm for Matrix Transposition Using Registers

sale OFFER 50%

2022, Area Efficient, VLSI

Power Efficient Approximate Divider Architecture for Error Resilient Applications

sale OFFER 50%

2020, Area Efficient, VLSI

Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders

sale OFFER 38%

2015, Area Efficient

Pre Encoded Multipliers Based on Non Redundant Radix 4 Signed Digit Encoding

sale OFFER 50%

2022, Area Efficient, VLSI

Probability-Driven Evaluation of Lower-Part Approximation Adders

sale OFFER 44%

2015, Area Efficient

Quaternary Logic Lookup Table in Standard CMOS

sale OFFER 57%

2022, Area Efficient, VLSI

Reconfigurable Architecture for Real-time Decoding of Canonical Huffman Codes

sale OFFER 50%

2022, Area Efficient, VLSI

Recurrent Neural Networks With Column-Wise Matrix–Vector Multiplication on FPGAs

sale OFFER 50%

2021, Area Efficient, VLSI

Reliable CRC Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography

sale OFFER 38%

2015, Area Efficient, IEEE, VLSI

Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations

sale OFFER 50%

2015, Area Efficient

Seizure Prediction using Hilbert Huang Transform on Field Programmable Gate Array

Provide Wordlwide Online Support

We can provide Online Support Wordlwide, with proper execution, explanation and additionally provide explanation video file for execution and explanations.

24/7 Support Center

NXFEE, will Provide on 24x7 Online Support, You can call or text at +91 9789443203, or email us nxfee.innovation@gmail.com

Terms & Conditions:

Customer are advice to watch the project video file output, and before the payment to test the requirement, correction will be applicable.

After payment, if any correction in the Project is accepted, but requirement changes is applicable with updated charges based upon the requirement.

After payment the student having doubts, correction, software error, hardware errors, coding doubts are accepted.

Online support will not be given more than 3 times.

On first time explanation we can provide completely with video file support, other 2 we can provide doubt clarifications only.

If any Issue on Software license / System Error we can support and rectify that within end of day.

Extra Charges For duplicate bill copy. Bill must be paid in full, No part payment will be accepted.

After payment, to must send the payment receipt to our email id.

Call us today at : +91 9789443203 or Email us at nxfee.innovation@gmail.com

NXFEE Development & Services

2014

2015

2016

2017

2018

2019

Provide Wordlwide Online Support

24/7 Support Center

Terms & Conditions:

Call us today at : +91 9789443203 or Email us at nxfee.innovation@gmail.com

NXFEE Development & Services

Product Categories

Filter by price

Product Status

Sort by rating

Sort by producents

Active filters

THANK YOU

Our services

Quick Links

Contact us :

Our services

Quick Links

Contact us :