Proposed Title :

High Speed and Area Efficient Lattice Wave Digital Notch Filter using Truncated Multiplier with XOR-MUX Full Adder Design

Improvement of this Project:

• To design the lattice wave digital filter on noise removal in electrocardiogram signal, using Truncated multiplier with XOR-MUX Full adder design.

• Compare the Existing method of lattice wave digital filter using MCM multiplier with conventional full adder design.

Software implementation:

• Modelsim
• Xilinx

Proposed System:

The FPGA implementation of digital notch filter with a lattice wave digital filter are presented in this work. The variable notch bandwidth digital filter is designed to reduce the initial signal transient method. The notch filter has a large bandwidth during the initial samples to reduce signal transient, the notch bandwidth reduces to achieve the minimum possible distance. The results of reduced signal transient length notch filter, sufficiently given high quality factor in all the digital applications. In the existing method of IIR will used time varying bandwidth notch filter. The benefit of using a lattice wave digital notch filter which using one coefficient has variable values, it allowing the notch width to change time. In this proposed method, aims to reduced the number of logic gates in lattice wave digital notch filter, therefore a truncated multiplier was introduced instead of MCM multiplication to reduced number of partial products and n-size output. Similarly, the XOR-MUX full adder will also integrated instead of conventional full adder structure to reduced the number of logic gates. Finally, this proposed work where, developed in verilog HDL and synthesized in Vertex-5 FPGA, and compared all the parameters in terms of area, delay and power.

” Thanks for Visit this project Pages – Buy It Soon “

Design and FPGA Implementation of Lattice Wave Digital Notch Filter with Minimal Transient Duration