An Interpolation-Free Fractional Motion Estimation Algorithm and Hardware Implementation for VVC
An Interpolation-Free Fractional Motion Estimation Algorithm and Hardware Implementation for VVC
Abstract:
Versatile video coding (VVC) introduces multi-type tree (MTT) and larger coding tree unit (CTU) to improve compression efficiency compared to its predecessor High Efficiency Video Coding (HEVC). This leads to higher throughput for fractional motion estimation (FME), to meet the needs of real-time processing. In this context, this article proposes an interpolation-free algorithm based on the error surface to improve the throughput of FME hardware. The error surface is constructed by the rate-distortion costs (RDCs) of the integer motion vector (IMV) and its neighbors. To improve the prediction accuracy, a hardware-friendly RDC estimation strategy is proposed to construct the error surface. The experimental results show that the corresponding Bjøntegaard Delta Bit Rate (BDBR) in Random Access (RA), Low Delay P (LDP) and Low Delay B (LDB) configuration increases by only 0.358%, 0.479%, and 0.511% compared with the VVC test model (VTM) 16.0. Compared with the default FME algorithm of VVC, the time cost of FME is reduced by 53.47%, 56.82%, and 54.23%, respectively, in RA, LDP, and LDB configurations. The algorithm is free of interpolation, which can contribute to low-cost and high-throughput hardware (FME). Furthermore, the architecture can support higher CTU sizes in a CTU size range of 8 × 8 to 128 × 128. Synthesized using a 28-nm process, the architecture achieves 7680 × 4320/60 fps throughput at 800 MHz, with a gate count of 242 K and power consumption of 76.5 mW. This proposed architecture can meet the real-time coding requirements of VVC.
Index Terms — Error surface, fractional motion estimation (FME), hardware, multi-type tree (MTT), versatile video coding (VVC).
” Thanks for Visit this project Pages – Register This Project and Buy soon with Novelty “
