In this field of research, NXFEE Innovation will have more than 10 years of expertise experience in Semiconductor IP Development. Our organization will have knowledge in Semiconductor IP Products and Application related products with a wide range of solution that include custom ASIC/FPGA/DSP/EMBEDDED System/ Wireless Technologies.
We have a Well Qualified R&D unit for Wireless/Embedded/FPGA/ASIC Design. Our Sound Technology and Knowledge base have helped us to create products using emerging technologies that include FPGA, VHDL, VERILOG HDL, SYSTEM VERILOG HDL, UVM, OVM, VVM, DSP, RTOS, DSP, Bluetooth, WI-Fi, RF, CDMA and other related technologies in the areas of Industrial Automation, Telecommunications, Consumer Electronics and Automotive Applications.
Development Products & Research on:
- High Speed Data Transmission
- Secure Video Processing
- Secure Digital Demodulation
- Signal Processing and Applications
- Intelligent Robotics
VLSI PHD Research Quotations: ( Download )
Recent Research work (2020):
- Design Methodology to Explore Hybrid Approximate Adders for Energy Efficient Image and Video Processing Accelerators.
- How to Assess the Quality of Compressed Surveillance Videos using Face Recognition.
- Reversible Data Hiding with Automatic Brightness Preserving Contrast Enhancement.
- A High Capacity Multi-Level Approach for Reversible Data Hiding in Encrypted Images.
- A Real time conventional neural Network for Super-Resolution on FPGA with Applications to 4K UHD 60 fps Video Services.
- A High Throughput VLSI Architecture for Real Time Full HD Gradient Guided Image Filter.
- Fast Coding Unit Partition Decision for HEVC Using Support Vector Machines.
- Secure Binary Image Stenography based on Fused Distortion Measurement.
- A Low Power Deep Neural Network Online Learning Processor for Real Time Object Tracking Applications.
- A Single Chip FPGA Holographic Video Processor.
- Uniform Color Space based High Dynamic Range Video Compression.
- Approximate DCT Design for Video Encoding Based on Novel Truncation Scheme.
- An Area Efficient 128-Channel Spike Sorting Processor for Real Time Neural Recording With 0.175 uW/Channel in 65nm CMOS.
- An Energy Efficient Accelerator Based on Hybrid CPU-FPGA Devices for Password Recovery.
- TOSAM: An Energy Efficient Truncation and Rounding Based Scalable Approximate Multiplier.
Successful Research work Completed :
To design a Real time detection of symptomatic pattern using audio biological signal based on wearable health monitoring system with low power and efficacious. Now a day’s digital audio recording will using for many application with advantages, here it will used to find out patient symptoms, such as cough, sneeze, vomiting, wheezing, belching and so on. In this research, we are designed a novel GDI (Gate Diffusion Input) based Full adder design of HSCG-SCS (Half Sum Carry Generation – Sum Carry Selection) unit, it will proved in back-end with tested 22nm CMOS Technology and hence proved minimum number of CMOS Gates with compared to reversible logic Full adders (Fredkin, Feynman, HNG, PERES, SGG, Toffoli, TSG). In Second part using this proposed full adder to design a Efficient Truncation Multiplier in Front-End VHDL with provide comparisons (HSCG-SCS adder using Truncation Multiplier, RCA adder using Truncation Multiplier, CSLA SQRT adder using Truncation Multiplier, CBL adder Using Truncation Multiplier, RCA-BEC adder using Truncation Multiplier). In Third Part using this HSCG-SCS Truncation Multiplier and HSCG SCS adder to design a FIR Filter Design, and hence proved comparisons with all adders and Multipliers. In Forth part, using this FIR filter, proposed Multiplier, proposed adder to design DWT and also developed a application oriented work in Real time detection of Audio Biological System its included with (DWT, DCT, Energy, Cost-line, QA, Mel Filter, etc.,) and Finally published this all works.
In recent years of innovative technology grow as application products in medical domain to support human problems to identification, rectification and alert a persons, as per this domain a wearable device will taken more priority to identify the human problems such as heart attacks, fewer, seizure prediction, wheezing, etc. In this application to characteristics a human body channel communication (BCC), to transmit and receive the data in long distance of communication, to alert the related persons and doctors regarding to monitor the patient at time by time of communication. In the exiting wearable devices will using a human body skins as transmission and reception medium, its affect the human freedoms, and create more jitter noise, the transmission and reception medium of body channel communication will not having fastest speed and does not transmit the data in high accuracy, to overcome these problems the proposed method will designed in Wearable device of Body Channel Communication with technique of DQPSK modulation. As per this application this paper proposed a novel design of Wearable device using Body channel communication to take the parameters of ECG, EMG, Temperature and Pressure, this parameter will transfer through DQPSK Modulation with encoding and decoding technique. In the Wireless network based communication of interconnection methodology will support high bandwidth and long range of communication, as per this Differential Quadrature phase shift keying (DQPSK) will provide the same data as throughput and less bandwidth which is compare to other modulation scheme such as BPSK, BFSK, QPSK. This Wearable device module will need a Encryption and Decryption technique to send the data securely, as per the digital data signal transmission line, a process of encoding and decoding is chosen in this proposed work to avoid signal overlap, signal distortion with signal interference, so proposed work will have implemented with line coding method. In the line coding method will support more number of bits transmission and reception in less bandwidth, more power efficiency and it will also support probability of error reduction. Here, we have compared the encoding technique in such as, NRIZ, RZ UNI-Polar, RZ BI-Polar and Differential Manchester method in wireless communication of DQPSK Modulation with 4, 8, 16 Quadrant using Wearable device of Body Channel Communication Decoding Method of ECG and EMG will predicting Arrhythmia attacks and record intervals trough UART Interface using four steps such as ECG-EMG Filtering, PQRST Delineation with help of PAT Algorithm, Feature Extraction and Classification. Finally the proposed work will design in VHDL language and synthesized using MAX10 Altera Quartus FPGA, with BER Testing and also shown the output comparison of area, delay and power.
In a recent technology of System on Chip, which have more integrate a variety of different IP cores, and it will have test sequence to store and generate a original data in encode and decode method. Now a days in digital communication a encoding and decoding method will have lot of data losses, potential faults and bit error losses in signal transmission and reception, due to distortion, jitters, and fluctuations. To overcome this problem, the System on Chip introduce a test data compression method, which have reduce complexity, time and cost in Design for testability and code compression technique, to test a data at encoded in off-line and decode in on-line with help of Automatic Test Pattern Generation (ATPG) method. In this test data compression has focused on run-length coding, which have drawbacks to test data in sequence of zeros, and terminated by ones, to overcome this problem Alternating statistical run-length coding(ASRL), and dictionary based coding was introduced. Here, the proposed work will tested to highest ratio in compression technique, which have a encoded scheme will designed ASRL followed by dictionary based method, and decoded vice-versa, based upon this a test ration will increases, and reduced data loses, potential faults and bit error loses, this method shown as a experimental result in XILINX FPGA using Verilog HDL, and finally shown a comparison in terms of area, power and delay with compression ratio.
In recent technology adders and subtraction is most priority design to decide a area, delay and power in all digital design applications, because a single adder and subtraction will decide logic size of a Multipliers and dividers. These adder, subtraction, multiplication and division will decide all digital design applications, based upon this research here a author decide a Adiabatic logic adder designs because adiabatic logic is most efficient power consumption logic compared to all other adder design. In this research work, will compared adiabatic logic in such as ECRL, 2N-2P, 2PASCL, PFAL, PAL. Here using this adiabatic logic to design and Full adder in 22nm, 32nm, 45nm CMOS Technology and find out the good power consumption, and hence proved the same technique in different adders such as Ripple Carry Adder, Carry Select Adder, Carry Save Adder, Carry Look ahead Adder, Kogge Stone Adder with design in CMOS Technology. Finally compared with all this works in Tanner EDA with successfully published this work.
In a recent research in Super resolution technique to increases a resolution in single image super resolution to generate a higher image super resolution. This paper presents briefly real time super resolution method of FHD ( Full HD) images without using a Frame buffer. In the existing method of super resolution technique presents in nearest neighbor, linear, cubic, bilinear methods which using low resolution image input using only number of line buffers. This paper presents a real time system of Super resolution technique in without a frame buffer using Bi-Cubic interpolations, Where Bi-Cubic interpolation is used for reconstruction the low frequency image to High frequency images, these Bi-Cubic interpolation will have capability to interpolate sixteen nearest neighbor of a pixel. In this paper additionally resolves high frequency patches, with overlapped to construct super resolutions images with using kernel algorithm. These Operations for gaining a high frequency results are applied to the Y-luminance channel only. While the high resolution Cb and Cr Channels are generated by Bi-Cubic Interpolations. The proposed System generates the output image at 1600×1600 size from 800×800 image size. This output of Image Super resolution 1600×1600 will given to Wavelet Filter and Wiener Filter to reduce a Image Denoising, and apply with motion estimation of Block Matching algorithm with 3D Filtering, and finally its decide with multiplier fames based super resolutions and hence proved in PSNR and SSIM. This image enhancement of Super resolution technique is implemented in VHDL and Synthesized in Xilinx Vertex-5 FPGA and Shown the Comparison of Area, Delay and Power.
In this technique of LECTOR and MTCMOS based CMOS design can decrease the complexity of leakage current and power dissipation as well as decimate the delay of logic circuits while gate or sleep transistor in active region. In LCT which is leakage control transistor (LECTOR) controlled by another source. About MTCMOS based CMOS logic gates are provides low leakage by using high threshold voltage (Vt) sleep transistors. In existing system, NAND gate is designed with the help of above two technique and its simulated with CMOS technology. From MTCMOS, which is designed with gating transistors for reducing delay of power gated circuits during active mode. In proposed system designed with 16 bit multiplier using LECTOR and MTCMOS method using NAND Gate and its tested with 65nm and 90nm CMOS technology at various supply voltage ( 1.1V, 1.2V, 1.3V, 1.4V, 1.5V, 1.6V,..). This multiplier is developed using Half adder and Full adder with using NAND based LECTOR and MTCMOS technique. Thus the results indicates an leakage voltage reduction. This Design is implemented in Tanner EDA and proved comparison of DC analysis, area and power.
This paper presents a FPGA Implementation of mixed pipelined architecture and parallel processing for Deblocking filter and SAO architecture in High Efficiency Video coding (HEVC) standard. In this paper aims to developed HEVC architecture in low latency with increase throughput and reduce the number of processing cycles with using Edge filtering method of modified Horizontal and Vertical Boundaries. This proposed work will presents mixed pipeline architecture and conditions based filter decisions with multiple coding tree units on size 64×64, 8×4 32×32, 4×8, block sizes. This proposed work is implemented on Field Programmable Gate Array (FPGA) platforms and compared with state of the literature and conclude the proposed work with 64×64 block size is suitable for all consumer High Definition applications, finally this design developed in Verilog HDL and synthesized in Xilinx Vertex FPGA XC5VFX200T-2FF1738 and compared all the terms of area, delay and power.