+91 9789443203

2020

IEEE Transactions on VLSI 2020

Showing all 26 results

Sale!
A 2.5-V 8-Bit Low power SAR ADC using POLC and SMTCMOS D-FF for IoT Applications
~~₹15,000.00~~ ₹10,000.00
Add to cart
Sale!
A Compact 0.3 V Class AB Bulk Driven OTA
~~₹12,000.00~~ ₹6,000.00
Add to cart
Sale!
A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA
~~₹20,000.00~~ ₹15,000.00
Add to cart
Sale!
A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process
~~₹15,000.00~~ ₹10,000.00
Add to cart
Sale!
A Highly Efficient Conditional Feed through Pulsed Flip Flop for High Speed Applications
~~₹12,000.00~~ ₹8,000.00
Add to cart
Sale!
A Review on Fundamentals of Ternary Reversible Logic Circuits
~~₹14,000.00~~ ₹10,000.00
Add to cart
Sale!
A Sub-200nW All-in-One Bandgap Voltage and Current Reference without Amplifiers
~~₹10,000.00~~ ₹6,000.00
Add to cart
Sale!
AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers
~~₹20,000.00~~ ₹15,000.00
Add to cart
Sale!
Area Delay and Energy Efficient Multi-Operand Binary Tree Adder
~~₹14,000.00~~ ₹10,000.00
Add to cart
Sale!
Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers
~~₹16,000.00~~ ₹10,000.00
Add to cart
Sale!
Design and analysis of High speed Wallace tree multiplier using parallel prefix adders for VLSI circuit designs
~~₹25,000.00~~ ₹16,000.00
Add to cart
Sale!
Design and FPGA Implementation of Lattice Wave Digital Notch Filter with Minimal Transient Duration
~~₹16,000.00~~ ₹12,000.00
Add to cart
Sale!
Design of a Scalable Low Power 1 bit Hybrid Full Adder for Fast Computation
~~₹10,000.00~~ ₹6,000.00
Add to cart
Sale!
ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs
~~₹18,000.00~~ ₹10,000.00
Add to cart
Sale!
Floating-point discrete wavelet transform-based image compression on FPGA
~~₹20,000.00~~ ₹16,000.00
Add to cart
Sale!
FPGA Based True Random Number Generation Using Programmable Delays in Oscillator Rings
~~₹18,000.00~~ ₹12,000.00
Add to cart
Sale!
FPGA implementation of low power and high speed image edge detection algorithm
~~₹25,000.00~~ ₹20,000.00
Add to cart
Sale!
High Speed Area Efficient VLSI Architecture of Three Operand Binary Adder
~~₹16,000.00~~ ₹12,000.00
Add to cart
Sale!
High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell
~~₹18,000.00~~ ₹12,000.00
Add to cart
Sale!
Implementation of Low Power 1-bit Hybrid Full Adder using 22nm CMOS Technology
~~₹10,000.00~~ ₹6,000.00
Add to cart
Sale!
One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation
~~₹12,000.00~~ ₹6,000.00
Add to cart
Sale!
Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications
~~₹12,000.00~~ ₹8,000.00
Add to cart
Sale!
RandShift: An Energy-Efficient Fault Tolerant Method in Secure Nonvolatile Main Memory
~~₹25,000.00~~ ₹16,000.00
Add to cart
Sale!
Sparse FIR Filter Design via Partial 1-Norm Optimization
~~₹16,000.00~~ ₹10,000.00
Add to cart
Sale!
The Mesochronous Dual-Clock FIFO Buffer
~~₹12,000.00~~ ₹8,000.00
Add to cart
Sale!
Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System
~~₹12,000.00~~ ₹6,000.00
Add to cart

Cart

A 2.5-V 8-Bit Low power SAR ADC using POLC and SMTCMOS D-FF for IoT Applications

A Compact 0.3 V Class AB Bulk Driven OTA

A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA

A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process

A Highly Efficient Conditional Feed through Pulsed Flip Flop for High Speed Applications

A Review on Fundamentals of Ternary Reversible Logic Circuits

A Sub-200nW All-in-One Bandgap Voltage and Current Reference without Amplifiers

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers

Area Delay and Energy Efficient Multi-Operand Binary Tree Adder

Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers

Design and analysis of High speed Wallace tree multiplier using parallel prefix adders for VLSI circuit designs

Design and FPGA Implementation of Lattice Wave Digital Notch Filter with Minimal Transient Duration

Design of a Scalable Low Power 1 bit Hybrid Full Adder for Fast Computation

ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs

Floating-point discrete wavelet transform-based image compression on FPGA

FPGA Based True Random Number Generation Using Programmable Delays in Oscillator Rings

FPGA implementation of low power and high speed image edge detection algorithm

High Speed Area Efficient VLSI Architecture of Three Operand Binary Adder

High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell

Implementation of Low Power 1-bit Hybrid Full Adder using 22nm CMOS Technology

One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation

Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications

RandShift: An Energy-Efficient Fault Tolerant Method in Secure Nonvolatile Main Memory

Sparse FIR Filter Design via Partial 1-Norm Optimization

The Mesochronous Dual-Clock FIFO Buffer

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System