REFER YOUR FRIENDS WHO WILL NEED VLSI PROJECTS
“EARN Rs.1,000/- FOR ONE VLSI PROJECT” ( Amount will given After Registration )
REFER YOUR FRIENDS WHO WILL NEED VLSI PROJECTS
“EARN Rs.1,000/- FOR ONE VLSI PROJECT” ( Amount will given After Registration )
NXFEE – Area Efficient
sale OFFER 63%
A 0.1–3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS
sale OFFER 50%
A 65-nm CMOS Constant Current Source With Reduced PVT Variation
sale OFFER 44%
A Comparative Analysis of Multiplier Topologies using Different Vedic Sutras
sale OFFER 57%
A Configurable Floating Point Multiple Precision Processing Element for HPC and AI Converged Computing
sale OFFER 66%
A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories
sale OFFER 50%
A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA
sale OFFER 44%
A Floating-Point Fused Dot-Product Unit
sale OFFER 50%
A High Speed CRC-32 Implementation on FPGA
sale OFFER 44%
A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process
sale OFFER 54%
A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace
sale OFFER 50%
A High-Throughput VLSI Architecture Design of Canonical Huffman Encoder
sale OFFER 40%
A Hybrid TRNG-PRNG Architecture for High-Performance and Resource-Efficient Random Number Generation on FPGA
sale OFFER 38%
A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF(2 m)
sale OFFER 40%
A Novel Design of Flip-Flop Circuits using Quantum Dot Cellular Automata (QCA)
sale OFFER 50%
A Novel Design of High Speed Multiplier Using Hybrid Adder Technique
sale OFFER 50%
A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic
sale OFFER 20%
A Reversible Processor Architecture and Its Reversible Logic Design
sale OFFER 29%
A Review on Fundamentals of Ternary Reversible Logic Circuits
sale OFFER 60%
A Two-Speed, Radix-4, Serial–Parallel Multiplier (Booth Multiplier )
sale OFFER 40%
A Unified Approach for Realization of IIR Filters in Delta Domain
sale OFFER 50%
Advanced Encryption Standard Algorithm with Optimal S-box and Automated Key Generation
sale OFFER 50%
Algorithm Level Error Detection in Low Voltage Systolic Array
sale OFFER 60%
An Efficient and High Speed Overlap Free Karatsuba Based Finite Field Multiplier for FPGA Implementation
sale OFFER 44%
An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis.
sale OFFER 38%
An Efficient Design for Reversible Wallace Unsigned Multiplier
sale OFFER 50%
An Efficient Implementation of Floating Point Multiplier
sale OFFER 33%
An LUT Based RNS FIR Filter Implementation for Reconfigurable Applications
sale OFFER 47%
An Optimization in Conventional Shift &Add Multiplier for Area-Efficient Implementation on FPGA
sale OFFER 63%
Approximate Multiplier Design Using Novel Dual-Stage 4 : 2 Compressors
sale OFFER 29%
Area Delay and Energy Efficient Multi-Operand Binary Tree Adder
sale OFFER 33%
Area Delay Power Efficient Carry Select Adder
sale OFFER 60%
Area-Efficient Bidirectional Shift-Register Using Bidirectional Pulsed-Latches
sale OFFER 50%
ASIC design of UHF RFID reader digital baseband
sale OFFER 50%
AxPPA: Approximate Parallel Prefix Adders
sale OFFER 50%
Byte-Reconfigurable LDPC Codec Design With Application to High-Performance ECC of NAND Flash Memory Systems
sale OFFER 67%
Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding
sale OFFER 50%
Comparative study of 16-order FIR filter design using different multiplication techniques
sale OFFER 38%
Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers
sale OFFER 40%
Concept Design and Implementation of Reconfigurable CORDIC
sale OFFER 29%
Design and Analysis of a Majority Logic Based Imprecise 6-2 Compressor for Approximate Multipliers
sale OFFER 60%
Design and analysis of High speed Wallace tree multiplier using parallel prefix adders for VLSI circuit designs
sale OFFER 50%
Design and Evaluation of Inexact Computation based Systolic Array for Convolution
sale OFFER 29%
Design and Implementation of 32-bit CSPRNG using the PRESENT cipher with Dual Polynomial PRNG for Enhanced Randomness and Precision
sale OFFER 47%
Design and Implementation of an 8-bit Approximate Wallace Tree Multiplier for Energy Efficient Deep Neural Networks
sale OFFER 29%
Design and Low-Complexity Implementation of Matrix–Vector Multiplier for Iterative Methods in Communication Systems
sale OFFER 47%
Design of High Speed 8-bit Vedic Multiplier using Brent Kung Parallel Prefix Adder
sale OFFER 40%
Design of Testable Reversible Sequential Circuits
sale OFFER 60%
Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits
sale OFFER 44%
Efficient Approximate Floating-Point Multiplier with Runtime Reconfigurable Frequency and Precision
sale OFFER 40%
Efficient CRC-BCH Unified Encoder for Global Positioning System
sale OFFER 50%
Efficient Design for Fixed-Width Adder-Tree
sale OFFER 25%
Efficient Image Conversion and Restoration System with Hexadecimal Encoding and Quality Evaluation
sale OFFER 50%
Efficient Pseudo Random Number Generator (PRNG) Design on FPGA
sale OFFER 60%
Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems
sale OFFER 44%
ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs
sale OFFER 44%
Error Detection and Correction in SRAM Emulated TCAMs
sale OFFER 52%
Feed forward-Cutset-Free Pipelined Multiply–Accumulate Unit for the Machine Learning Accelerator
sale OFFER 44%
FPGA Based True Random Number Generation Using Programmable Delays in Oscillator Rings
sale OFFER 25%
FPGA Implementation of 8×8 Truncated Multiplier Using Brent Kung Parallel Prefix Adder
sale OFFER 33%
FPGA Implementation of Comparative Analysis and Performance Evaluation for Different LFSR Techniques
sale OFFER 44%
FPGA Implementation of Partially Parallel Encoder Architecture for Long Polar Code
sale OFFER 40%
FPGA Implementation of Single Precision Floating Point Multiplier using High Speed Parallel Prefix Adder based Wallace Tree Multiplier
sale OFFER 33%
Fully Reused VLSI Architecture of FM0Manchester Encoding Using SOLS Technique for DSRC Applications
sale OFFER 60%
Hardware-Efficient Logarithmic Floating-Point Multipliers for Error-Tolerant Applications
sale OFFER 33%
High Performance Accurate and Approximate Multipliers for FPGA based Hardware Accelerators
sale OFFER 38%
High Speed and Energy Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels
sale OFFER 25%
High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
sale OFFER 68%
High Speed Area Efficient VLSI Architecture of Three Operand Binary Adder
sale OFFER 56%
High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell
sale OFFER 18%
Implementation of High-Precision MFCC Feature Extraction Using FPGA for Speech Recognition
sale OFFER 40%
Implementation of Low Power 1-bit Hybrid Full Adder using 22nm CMOS Technology
sale OFFER 50%
Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications
sale OFFER 33%
Input Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding
sale OFFER 44%
Low Cost Online Convolution Checksum Checker
sale OFFER 38%
Low power Dadda multiplier using approximate almost full adder and Majority logic based adder compressors
sale OFFER 38%
Low Power Divider Using Vedic Mathematics
sale OFFER 63%
Low Power Variation Tolerant Nonvolatile Lookup Table Design
sale OFFER 33%
Low-Cost and Programmable CRC Implementation Based on FPGA
sale OFFER 33%
Modified Wallace Tree Multiplier using Efficient Square Root Carry Select Adder
sale OFFER 67%
Multiplier-free Implementation of Galois Field Fourier Transform on a FPGA
sale OFFER 44%
New Majority Gate Based Parallel BCD Adder Designs for Quantum-dot Cellular Automata
sale OFFER 38%
Novel Block-Formulation and Area-Delay-Efficient Reconfigurable Interpolation Filter Architecture for Multi-Standard SDR Applications
sale OFFER 38%
Obfuscating DSP Circuits via High Level Transformations
sale OFFER 33%
Optimized Dual Accumulator based RISC Architecture with Advanced Memory and Peripheral Operations
sale OFFER 60%
Optimizing Ternary Multiplier Design with Fast Ternary Adder
sale OFFER 60%
OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application
sale OFFER 50%
Parallel Pipelined Architecture and Algorithm for Matrix Transposition Using Registers
sale OFFER 50%
Power Efficient Approximate Divider Architecture for Error Resilient Applications
sale OFFER 50%
Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
sale OFFER 38%
Pre Encoded Multipliers Based on Non Redundant Radix 4 Signed Digit Encoding
sale OFFER 50%
Probability-Driven Evaluation of Lower-Part Approximation Adders
sale OFFER 44%
Quaternary Logic Lookup Table in Standard CMOS
sale OFFER 57%
Reconfigurable Architecture for Real-time Decoding of Canonical Huffman Codes
sale OFFER 50%
Recurrent Neural Networks With Column-Wise Matrix–Vector Multiplication on FPGAs
sale OFFER 50%
Reliable CRC Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography
sale OFFER 38%
Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations
sale OFFER 50%
Seizure Prediction using Hilbert Huang Transform on Field Programmable Gate Array
sale OFFER 33%
Sharing Logic for Built In Generation of Functional Broadside Tests
sale OFFER 52%
Static Delay Variations Modules For Ripple-Carry and Borrow Save Adders
sale OFFER 50%
Stochastic Implementation and Analysis of Dynamical Systems Similar to the Logistic Map
Provide Wordlwide Online Support
We can provide Online Support Wordlwide, with proper execution, explanation and additionally provide explanation video file for execution and explanations.
24/7 Support Center
NXFEE, will Provide on 24x7 Online Support, You can call or text at +91 9789443203, or email us nxfee.innovation@gmail.com
Terms & Conditions:
Customer are advice to watch the project video file output, and before the payment to test the requirement, correction will be applicable.
After payment, if any correction in the Project is accepted, but requirement changes is applicable with updated charges based upon the requirement.
After payment the student having doubts, correction, software error, hardware errors, coding doubts are accepted.
Online support will not be given more than 3 times.
On first time explanation we can provide completely with video file support, other 2 we can provide doubt clarifications only.
If any Issue on Software license / System Error we can support and rectify that within end of day.
Extra Charges For duplicate bill copy. Bill must be paid in full, No part payment will be accepted.
After payment, to must send the payment receipt to our email id.
Powered by NXFEE INNOVATION, Pondicherry.
Call us today at : +91 9789443203 or Email us at nxfee.innovation@gmail.com
NXFEE Development & Services
Product Categories
- 2014 (11)
- 2015 (39)
- 2016 (30)
- 2017 (16)
- 2018 (17)
- 2019 (42)
- 2020 (29)
- 2021 (17)
- 2022 (23)
- Accessories (3)
- Area Efficient (105)
- High speed VLSI Design (53)
- IEEE (15)
- Image Processing (38)
- Low power VLSI Design (74)
- NOC VLSI Design (2)
- VLSI (208)
- VLSI 2023 (21)
- VLSI 2024 (13)
- VLSI 2025 (1)
- VLSI Application / Interface and Mini Projects (24)
- VLSI_2023 (15)
Filter by price
Product Status
Sort by rating
Sort by producents
Copyright © 2024 Nxfee Innovation.