Modified Wallace Tree Multiplier using Efficient Square Root Carry Select Adder

Source Code : VHDL 
Abstract:
A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters,  micro processors and digital signal processors etc. A system’s  performance is generally determined by the performance of the multiplier because the multiplier is generally the slowest  element in the whole system and also it is occupying more area consuming. The Carry Select Adder (CSLA) provides a good
compromise between cost and performance in carry propagation adder design. A Square Root Carry Select Adder using RCA is introduced but it offers some speed penalty. However, conventional CSLA is still area-consuming due to the dual ripple carry adder structure. In the proposed work, generally in Wallace multiplier the partial products are reduced as soon as possible and the final carry propagation path carry select adder is used. In this paper, modification is done at gate level to reduce area and power consumption. The Modified Square Root Carry Select-Adder (MCSLA) is designed using Common Boolean Logic and then compared with regular CSLA respective architectures, and this MCSLA is implemented in Wallace Tree Multiplier. This work gives the reduced area compared to normal Wallace tree multiplier. Finally an area efficient Wallace tree multiplier is designed using common Boolean logic based square root carry select adder.
List of the following  materials will be included with the Downloaded Backup: