+91 9789443203

2019

IEEE Transactions on VLSI 2019

Showing 1–16 of 20 results

Sale!
A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta–Sigma Modulator in 0.18-μm CMOS
~~₹15,000.00~~ ₹10,000.00
Add to cart
Sale!
A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-μm CMOS Utilizing Pulse-Shrinking Fine Stage
~~₹12,000.00~~ ₹8,000.00
Add to cart
Sale!
A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories
~~₹20,000.00~~ ₹15,000.00
Add to cart
Sale!
A Low Complexity I/Q Imbalance Calibration Method for Quadrature Modulator
~~₹20,000.00~~ ₹15,000.00
Add to cart
Sale!
A Nanopower Biopotential Lowpass Filter Using Subthreshold Current-Reuse Biquads With Bulk Effect Self-Neutralization
~~₹10,000.00~~ ₹6,000.00
Add to cart
Sale!
A Novel Design of Flip-Flop Circuits using Quantum Dot Cellular Automata (QCA)
~~₹15,000.00~~ ₹9,000.00
Add to cart
Sale!
An Analog LO Harmonic Suppression Technique for SDR Receivers
~~₹20,000.00~~ ₹12,000.00
Add to cart
Sale!
Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate
~~₹10,000.00~~ ₹6,000.00
Add to cart
Sale!
CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency
~~₹10,000.00~~ ₹5,000.00
Add to cart
Sale!
Design of Reconfigurable Digital IF Filter with Low Complexity
~~₹20,000.00~~ ₹15,000.00
Add to cart
Sale!
Efficient Design for Fixed-Width Adder-Tree
~~₹20,000.00~~ ₹12,000.00
Add to cart
Sale!
Feed forward-Cutset-Free Pipelined Multiply–Accumulate Unit for the Machine Learning Accelerator
~~₹20,000.00~~ ₹15,000.00
Add to cart
Sale!
Line Coding Techniques for Channel Equalization: Integrated Pulse-Width Modulation and Consecutive Digit Chopping
~~₹18,000.00~~ ₹12,000.00
Add to cart
Sale!
Low-Complexity 2-D Digital FIR Filters Using Polyphase Decomposition and Farrow Structure
~~₹18,000.00~~ ₹12,000.00
Add to cart
Sale!
Low-Power Approximate Unsigned Multipliers with Configurable Error Recovery
~~₹22,000.00~~ ₹15,000.00
Add to cart
Sale!
Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS
~~₹15,000.00~~ ₹10,000.00
Add to cart

A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta–Sigma Modulator in 0.18-μm CMOS

A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-μm CMOS Utilizing Pulse-Shrinking Fine Stage

A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories

A Low Complexity I/Q Imbalance Calibration Method for Quadrature Modulator

A Nanopower Biopotential Lowpass Filter Using Subthreshold Current-Reuse Biquads With Bulk Effect Self-Neutralization

A Novel Design of Flip-Flop Circuits using Quantum Dot Cellular Automata (QCA)

An Analog LO Harmonic Suppression Technique for SDR Receivers

Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate

CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency

Design of Reconfigurable Digital IF Filter with Low Complexity

Efficient Design for Fixed-Width Adder-Tree

Feed forward-Cutset-Free Pipelined Multiply–Accumulate Unit for the Machine Learning Accelerator

Line Coding Techniques for Channel Equalization: Integrated Pulse-Width Modulation and Consecutive Digit Chopping

Low-Complexity 2-D Digital FIR Filters Using Polyphase Decomposition and Farrow Structure

Low-Power Approximate Unsigned Multipliers with Configurable Error Recovery

Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS