Discount - 30%
LDPC_Decoder

Byte-Reconfigurable LDPC Codec Design With Application to High-Performance ECC of NAND Flash Memory Systems

₹7,000.00

Share project:

Source Code : VHDL

Abstract:
In information theory, a low-density parity-check (LDPC) code is a linear error correcting code, a method of transmitting a message over a noisy transmission channel. An LDPC is constructed using a sparse bipartite graph. LDPC codes are capacity-approaching codes, which means that practical constructions exist that allow the noise threshold to be set very close (or even arbitrarily close on the BEC) to the theoretical maximum (the Shannon limit) for a symmetric memory-less channel. The noise threshold defines an upper bound for the channel noise, up to which the probability of lost information can be made as small as desired. Using iterative belief propagation techniques, LDPC codes can be decoded in time linear to their block length.

List of the following  materials will be included with the Downloaded Backup:

1. Source code ( Modelsim/ Xilinx/ Quartus/ DSCH3/ Microwind)
2. Existing and Proposed Project Comparison
3. Architecture Diagram
4. Algorithm with Flow chart
5. Report for Phase1 and Phase2
6. Proposed abstract document
7. Reference materials
8. Literature survey with Reference Document
9. Online Support ( Team viewer/ Ammy Admin)

Proposed System:

  • Here we are implementing the LDPC in NAND Flash memory deteriorates due to multi-level cell technique and advance manufacturing technology. To deal with more errors, LDPC codes show superior performance to conventional BCH codes as ECC of NAND Flash memory systems. However, LDPC codec for NAND Flash memory systems faces problems of high redesign effort, high on-chip memory cost and high-throughput demand. This paper presents a byte-reconfigurable cost-effective high-throughput QC-LDPC codec design for NAND Flash memory systems. Reconfigurable codec design is proposed to support various QC- DPC codes for different Flash memories. To save on-chip memory cost, shared-memory architecture and rescheduling architecture are presented for encoder and decoder, respectively.

Advantages:

  • Efficiency Increased
  • High speed
  • Low power consumption

Software Implementation:

  • Modelsim 6.5b
  • Xilinx 14.2

 

 

Reviews

There are no reviews yet.

Be the first to review “Byte-Reconfigurable LDPC Codec Design With Application to High-Performance ECC of NAND Flash Memory Systems”

Your email address will not be published. Required fields are marked

Related products

sale OFFER 30%
Vedic Sutras
,

A Comparative Analysis of Multiplier Topologies using Different Vedic Sutras

₹7,000.00
sale OFFER 25%
Combating Data Leakage Trojans
,

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding

₹12,000.00
sale OFFER 40%
, , ,

Novel Block-Formulation and Area-Delay-Efficient Reconfigurable Interpolation Filter Architecture for Multi-Standard SDR Applications

₹6,000.00
sale OFFER 40%
Seizure Prediction using Hilbert Huang
,

Seizure Prediction using Hilbert Huang Transform on Field Programmable Gate Array

₹12,000.00
sale OFFER 30%
, , ,

Low Power Divider Using Vedic Mathematics

₹7,000.00
sale OFFER 33%
Implementation of Reconfigurable CORDIC
,

Concept Design and Implementation of Reconfigurable CORDIC

₹10,000.00
sale OFFER 30%
Constant Multiplier
,

An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis.

₹7,000.00

Copyright © 2021 Nxfee Innovation.

LDPC_Decoder Byte-Reconfigurable LDPC Codec...

₹7,000.00

Home
Shop
0 Cart
More
More