Proposed Title :

FPGA Implementation of Integrating Additions and Accumulation in to Partial Product Reduction Process by using Signed and Unsigned Multiply Accumulate Unit

Improvement of this Project:

• To design the Multiply Accumulate Unit architecture at 4-Bit and 8-Bit size of signed and unsigned multiplication, and reduced the logic size of MAC architecture using XOR-MUX full adder instead of Conventional full adder design.

Software implementation:

• Xilinx
• Modelsim

Proposed System:

In this paper, we proposed a pipeline multiply accumulate unit in four operand method, it will provide low power and high speed in all digital application. The carry propagations of accumulation with additions and additions in multiplications in a traditional MAC often result in high power consumption and path latency. To resolve this problem, we incorporate some additions into the partial product reduction procedure. The proposed MAC architecture will designed with number of register accumulation and  resolve this problem. Similarly , to reduce logic size in the multiply accumulate unit, this proposed work integrated a XOR-MUX full adder in all addition process instead of conventional full adder design, and proved the performance with 4-bit and 8-bit signed – unsigned based MAC Unit. The proposed method developed in Verilog HDL and synthesized in Xilinx Vertex-5 FPGA and compared all the parameters in terms of area, delay and power.

” Thanks for Visit this project Pages – Buy It Soon “

A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process