Return to previous page

FPGA-based implementation of floating point processing element for the design of efficient FIR filters