- To design and implement an ultra-low-voltage Operational Trans conductance Amplifier (OTA) using Self-Cascode Composite Transistor (SCCT) architecture in Tanner EDA.
- To achieve reliable OTA operation at a low supply voltage of 0.4 V, targeting energy-constrained applications such as IoT and biomedical systems.
- To reduce silicon area significantly by optimizing device sizing and exploiting advanced CMOS scaling.
- To enhance DC gain while maintaining stable operation under ultra-low bias current conditions.
- To evaluate and compare the performance of the proposed OTA_SCCT against existing designs across multiple CMOS technology nodes.
- To analyze power consumption characteristics and ensure suitability for ultra-low-power analog front-end applications.
- To improve output voltage swing and linearity under low-amplitude input excitation.
- To study delay and dynamic response performance to validate the OTA for low-frequency analog signal processing.
- To verify robustness of the proposed design through key metrics such as gain, bias current, and output voltage range using Tanner EDA simulations.
- To demonstrate that SCCT-based OTA architectures can offer a favourable trade-off between power, area, and performance compared to conventional OTA designs.
Ultra-low-power analog circuits play a vital role in applications such as Internet of Things devices, wearable electronics, biomedical monitoring systems, and sensor interfaces, where low energy consumption, compact area, and reliable operation at reduced supply voltages are essential advantages. However, these systems also face challenges such as limited voltage headroom, reduced speed, and performance degradation when operating in deep-submicron technologies. Conventional gate-driven OTAs struggle to operate efficiently below 0.5 V, while existing bulk-driven OTAs, although suitable for low-voltage operation, often suffer from low gain, higher delay, and poor robustness. Most reported solutions improve gain or stability at the cost of increased power consumption, larger silicon area, or additional biasing complexity, and comparative studies across advanced CMOS nodes are limited. To address these limitations, this work presents the design of a two-stage operational transconductance amplifier using a bulk-driven technique combined with self-cascode composite transistors and intrinsic current-buffer Miller compensation, implemented in both 45 nm and 22 nm CMOS technologies. The proposed architecture achieves high voltage gain without additional bias voltages, while the intrinsic current-buffer compensation ensures stable frequency response with minimal area overhead. The novelty of this work lies in the systematic comparison of the proposed OTA across 45 nm and 22 nm technologies, highlighting improvements in power consumption, silicon area, and delay achieved through technology scaling while preserving stable operation. The design performance is evaluated using circuit level simulations on Tanner EDA platforms, with key parameters such as gain, power consumption, area, and delay carefully analysed. The results demonstrate that the proposed OTA achieves ultra-low-power operation with improved efficiency and scalability, making it well suited for next-generation low-power analog front-end applications.
Software Implementation:
- Modelsim
- Xilinx
” Thanks for Visit this project Pages – Buy It Soon “
An Energy Efficient Two-Stage CMOS OTA with Self Cascode Composite Transistors and Intrinsic Current Buffer Miller Compensation in 45nm and 22nm CMOS Technologies
Terms & Conditions:
- Customer are advice to watch the project video file output, before the payment to test the requirement, correction will be applicable.
- After payment, if any correction in the Project is accepted, but requirement changes is applicable with updated charges based upon the requirement.
- After payment the student having doubts, correction, software error, hardware errors, coding doubts are accepted.
- Online support will not be given more than 3 times.
- On first time explanations we can provide completely with video file support, other 2 we can provide doubt clarifications only.
- If any Issue on Software license / System Error we can support and rectify that within end of the day.
- Extra Charges For duplicate bill copy. Bill must be paid in full, No part payment will be accepted.
- After payment, to must send the payment receipt to our email id.
- Powered by NXFEE INNOVATION, Pondicherry.
Payment Method :
- Pay Add to Cart Method on this Page
- Deposit Cash/Cheque on our a/c.
- Pay Google Pay/Phone Pay : +91 9789443203
- Send Cheque through courier
- Visit our office directly
- Pay using Paypal : Click here to get NXFEE-PayPal link
Bank Accounts
HDFC BANK ACCOUNT:
- NXFEE INNOVATION,
HDFC BANK, MAIN BRANCH, PONDICHERRY-605004.
INDIA,
ACC NO. 50200090465140,
IFSC CODE: HDFC0000407.

