Inexact computing is particularly interesting for computer arithmetic designs. Implementation of 8X8 truncated multipliers using Very High Speed Integrated Circuit Hardware Description Language (VHDL). Truncated multipliers can be used in the image multiplication application. This multiplier is automatically truncating the output and reduces the power consumption and are comparing to other multipliers. The proposed architecture of this paper analysis the logic size, area and power consumption using Xilinx 14.2.
List of the following materials will be included with the Downloaded Backup:
In this section the application of the proposed approximate multipliers to image processing is illustrated. A multiplier is used to multiply two images on a pixel by pixel basis, thus blending the two images into a single output image.
In proposed architecture we can multiply 8×8 bits, and the bits are reduced in step by step manner. Deletion is the first operation performed in Stage 1 to remove the PP bits, as long as the magnitude of the total deletion error is no more than 2−P−1 .Then number of stages to reduce the final bit width without increasing the error. In normal truncated multiplier design, the architecture produces the output with some truncation error. But in the proposed design of truncated multiplier the truncation error is not more than 1 ulp, so the precision of the final result is improved. Fig. 6 shows proposed truncated multiplier.
Advantages:
Area overage is low
Power consumption is low
truncation is take in the multiplier
Expected result:
Clarity of the multiplied image is high and less energy multiplier architecture is designed
Software used:
Modelsim
Xilinx 14.2
Reviews
There are no reviews yet.
Be the first to review “Design and Analysis of Approximate Compressors for Multiplication” Cancel reply
Reviews
There are no reviews yet.