Proposed Title:
FPGA Implementation of Recursive Approach of Low Power Parallel Self Timed Adder Design
Proposed System:
- Reduced the power consumption compared to the existing architecture
- Simplified the area size 64bit adder is 0.29mW
Discount - 40%
Recursive Approach to the Design of a Parallel Self Timed Adder
₹6,000.00
Source : TANNER
Abstract:
We are briefly discussed about the 64bit parallel self timed adder based on the recursive formulation. The adder is also based on the asynchronous logic circuit and the transistor is connected in parallel. This adder is chance the path automatically, so the delay is configures automatically. The completion detection unit is given the additional support for practical implementation. The simulation is take place with 130nm CMOS technology for the adder circuit. Finally the power consumption for 64bit adder is 0.29mW.
List of the following materials will be included with the Downloaded Backup:
1. Source code ( Modelsim/ Xilinx/ Quartus/ DSCH3/ Microwind)
2. Existing and Proposed Project Comparison
3. Architecture Diagram
4. Algorithm with Flow chart
5. Report for Phase1 and Phase2
6. Proposed abstract document
7. Reference materials
8. Literature survey with Reference Document
9. Online Support ( Team viewer/ Ammy Admin)
Related products
Recursive Approach to the Desi...
Reviews
There are no reviews yet.