Discount - 50%
XOR_XNOR

Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates

₹6,000.00

Share project:

Source : Tanner EDA

Abstract:

In this paper, novel circuits for XOR/XNOR and simultaneous XOR–XNOR functions are proposed. The proposed circuits are highly optimized in terms of the power consumption and delay, which are due to low output capacitance and low short-circuit power dissipation. We also propose six new hybrid 1-bit full-adder (FA) circuits based on the novel full-swing XOR–XNOR or XOR/XNOR gates. Each of the proposed circuits has its own merits in terms of speed, power consumption, power delay product (PDP), driving ability, and so on. To investigate the performance of the proposed designs, extensive HSPICE and Cadence Virtuoso simulations are performed. The simulation results, based on the 65-nm CMOS process technology model, indicate that the proposed designs have superior speed and power against other FA designs. A new transistor sizing method is presented to optimize the PDP of the circuits. In the proposed method, the numerical computation particle swarm optimization algorithm is used to achieve the desired value for optimum PDP with  fewer  iterations. The proposed circuits are investigated in terms of variations of the supply and threshold voltages, output capacitance, input noise immunity, and the size of transistors.

List of the following  materials will be included with the Downloaded Backup:

1. Source code ( Modelsim/ Xilinx/ Quartus/ DSCH3/ Microwind)
2. Existing and Proposed Project Comparison
3. Architecture Diagram
4. Algorithm with Flow chart
5. Report for Phase1 and Phase2
6. Proposed abstract document
7. Reference materials
8. Literature survey with Reference Document
9. Online Support ( Team viewer/ Ammy Admin)


Proposed Title :

  • A 45nm CMOS Technology Exploring low power and Fast 4 bit Full Adder using XOR/XNOR Gates

Improvement of this Project:

    • In this project we proposed 1 bit full adder using 45nm CMOS technology and compare with Existing 65nm CMOS technology.

Software implementation:

  • TANNER EDA

 

Proposed Abstract :

This paper, explores 4 bit full adder using XOR/XNOR or simultaneous XOR-XNOR gates and also consuming   power and area of the circuit and increasing speed. This paper propose 4 bit full adder using full swing XOR/XNOR gates. The existing system simulated in 65nm CMOS technology and using hybrid 1 bit full adder. So it consumes more power for implementation. The proposed circuits simulation results based on 45nm CMOS technology model, it have superior speed and reducing area, power consumption and this  circuit has high speed, low power using power delay product (PDP). In the proposed method, the numerical computation particle swarm optimization algorithm is used to achieve the desired value for optimum PDP with less iteration. In the proposed circuits new transistor sizing is implemented to optimize the PDP circuits.  The proposed architecture results are compared with area, power and speed of the existing architecture.

 

” Thanks for Visit this project Pages – Buy It Soon “

Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates

“Buy VLSI Projects On On-Line”

Terms & Conditions:

  • Customer are advice to watch the project video file output, before the payment to test the requirement, correction will be applicable.
  • After payment, if any correction in the Project is accepted, but requirement changes is applicable with updated charges based upon the requirement.
  • After payment the student having doubts, correction, software error, hardware errors, coding doubts are accepted.
  • Online support will not be given more than 3 times.
  • On first time explanations we can provide completely with video file support, other 2 we can provide doubt clarifications only.
  • If any Issue on Software license / System Error we can support and rectify that within end of the day.
  • Extra Charges For duplicate bill copy. Bill must be paid in full, No part payment will be accepted.
  • After payment, to must send the payment receipt to our email id.
  • Powered by NXFEE INNOVATION, Pondicherry.

 

Payment Method :

  • Pay Add to Cart Method on this Page
  • Deposit Cash/Cheque on our a/c.
  • Pay Google Pay/Phone Pay : +91 9789443203
  • Send Cheque through courier
  • Visit our office directly 
International Payment Method :
 

Bank Accounts

HDFC BANK ACCOUNT:

  • NXFEE INNOVATION,
    HDFC BANK, MAIN BRANCH, PONDICHERRY-605004.
    INDIA,
    ACC NO. 50200013195971,
    IFSC CODE: HDFC0000407.

BUY VLSI PROJECTS ON ON-LINE”
“REFER YOUR FRIENDS WHO WILL NEED VLSI PROJECTS”
“EARN Rs.1,000/- FOR ONE VLSI PROJECT”

(Amount will given After Registration)

Related products

sale OFFER 25%
Digital Spread Spectrum
,

A Low Cost Low Power All Digital Spread Spectrum Clock Generator

₹15,000.00
sale OFFER 30%
MUX and DEMUX
, , ,

40-Gb/s 0.7-V 2:1 MUX and 1:2 DEMUX with Transformer-Coupled Technique for SerDes Interface

₹7,000.00
sale OFFER 25%
Power on Reset
, , ,

Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM

₹7,500.00
sale OFFER 33%
Binary Weighted Current Steering DAC
,

Glitch Energy Reduction and SFDR Enhancement Techniques for Low Power Binary Weighted Current Steering DAC

₹10,000.00
sale OFFER 40%
DFT Based CMOS Receiver Design
,

Dual Use of Power Lines for Design for Testability A CMOS Receiver Design

₹6,000.00
sale OFFER 40%
Pulsed latched flip flop
, , ,

Low Power and Area Efficient Shift Register Using Pulsed Latches

₹6,000.00
sale OFFER 50%
,

Quaternary Logic Lookup Table in Standard CMOS

₹4,000.00

Copyright © 2021 Nxfee Innovation.

XOR_XNOR Low-Power and Fast Full Adder ...

₹6,000.00

Home
Shop
0 Cart
More
More