“FPGA Based High Definition SPWM Generation With Harmonic Mitigation Property” has been added to your cart. View cart

sale OFFER 25%

40-Gb/s 0.7-V 2:1 MUX and 1:2 DEMUX with Transformer-Coupled Technique for SerDes Interface

sale OFFER 50%

2016, Area Efficient, IEEE, VLSI

A 0.1–3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS

sale OFFER 33%

2019, Low power VLSI Design, VLSI

A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta–Sigma Modulator in 0.18-μm CMOS

sale OFFER 20%

2019, Low power VLSI Design, VLSI

A 13.4-MHz Relaxation Oscillator With Temperature Compensation

sale OFFER 33%

2019, Low power VLSI Design, VLSI

A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-μm CMOS Utilizing Pulse-Shrinking Fine Stage

sale OFFER 33%

2020, Low power VLSI Design, VLSI

A 2.5-V 8-Bit Low power SAR ADC using POLC and SMTCMOS D-FF for IoT Applications

sale OFFER 50%

2019, Low power VLSI Design, VLSI

A 7T Security Oriented SRAM Bitcell

sale OFFER 33%

2016, Image Processing, VLSI

A Combined Deblocking Filter and SAO Hardware Architecture for HEVC

sale OFFER 50%

2020, Low power VLSI Design, VLSI

A Compact 0.3 V Class AB Bulk Driven OTA

sale OFFER 43%

2022, Area Efficient, VLSI

A Configurable Floating Point Multiple Precision Processing Element for HPC and AI Converged Computing

sale OFFER 49%

2019, Area Efficient, VLSI

A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories

sale OFFER 25%

2020, Area Efficient, VLSI

A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA

sale OFFER 33%

2014, Area Efficient, VLSI

A Floating-Point Fused Dot-Product Unit

sale OFFER 20%

2016, Low power VLSI Design, VLSI

A High Resolution FPGA TDC Converter with 2.5 ps Bin Size and -3.79~6.53 LSB Integral Non linearity

sale OFFER 50%

Area Efficient, VLSI, VLSI 2024

A High Speed CRC-32 Implementation on FPGA

sale OFFER 33%

2020, Area Efficient, VLSI

A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process

sale OFFER 60%

2022, High speed VLSI Design, VLSI

A High-Speed FPGA-based True Random Number Generator using Metastability with Clock Managers

sale OFFER 43%

2019, Area Efficient, VLSI

A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace

sale OFFER 40%

2022, Area Efficient, VLSI

A High-Throughput VLSI Architecture Design of Canonical Huffman Encoder

sale OFFER 30%

2015, High speed VLSI Design, IEEE, Low power VLSI Design, VLSI

A High-Throughput VLSI Architecture for Hard and Soft SC-FDMA MIMO Detectors

sale OFFER 33%

2020, High speed VLSI Design, VLSI

A Highly Efficient Conditional Feed through Pulsed Flip Flop for High Speed Applications

sale OFFER 36%

Area Efficient, VLSI, VLSI 2024

A Hybrid TRNG-PRNG Architecture for High-Performance and Resource-Efficient Random Number Generation on FPGA

sale OFFER 50%

Low power VLSI Design, VLSI, VLSI 2023, VLSI_2023

A Lightweight True Random Number Generator for Root of Trust Applications

sale OFFER 36%

2019, High speed VLSI Design, VLSI

A Low Complexity I/Q Imbalance Calibration Method for Quadrature Modulator

sale OFFER 44%

2021, Image Processing, VLSI

A Low Cost and High Throughtput FPGA Implementation of the Retinex Algorithm for Real Time Video Enhancement

sale OFFER 36%

Image Processing, VLSI, VLSI 2024

A Low Cost FPGA Implementation of Retinex Based Low-Light Image Enhancement Algorithm

sale OFFER 20%

2018, Low power VLSI Design, VLSI

A Low Power and High Speed Voltage Level Shifter Based on a Regulated Cross Coupled Pull Up Network

sale OFFER 43%

2019, Low power VLSI Design, VLSI

A Nanopower Biopotential Lowpass Filter Using Subthreshold Current-Reuse Biquads With Bulk Effect Self-Neutralization

sale OFFER 40%

2019, Area Efficient, VLSI

A Novel Design of Flip-Flop Circuits using Quantum Dot Cellular Automata (QCA)

sale OFFER 50%

Area Efficient, VLSI, VLSI 2024

A Novel Design of High Speed Multiplier Using Hybrid Adder Technique

sale OFFER 30%

2022, Area Efficient, VLSI

A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic

sale OFFER 40%

2021, High speed VLSI Design, VLSI

A Pipelined Reduced Complexity Two Stages Parallel LMS Structure for Adaptive Beam forming

sale OFFER 33%

2017, Image Processing, VLSI

A Real-Time FHD Learning Based Super Resolution System Without a Frame Buffer

sale OFFER 40%

2022, Low power VLSI Design, VLSI

A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins

sale OFFER 20%

Area Efficient, VLSI, VLSI Application / Interface and Mini Projects

A Reversible Processor Architecture and Its Reversible Logic Design

sale OFFER 29%

2020, Area Efficient, VLSI

A Review on Fundamentals of Ternary Reversible Logic Circuits

sale OFFER 40%

2020, Low power VLSI Design, VLSI

A Sub-200nW All-in-One Bandgap Voltage and Current Reference without Amplifiers

sale OFFER 33%

2019, Low power VLSI Design, VLSI

A System of Two Coupled Oscillators With a Continuously Controllable Phase Shift

sale OFFER 33%

2021, Low power VLSI Design, VLSI

A Three Stage Comparator and Its Modified Version With Fast Speed and Low Kickback

sale OFFER 44%

2019, Area Efficient, VLSI

A Two-Speed, Radix-4, Serial–Parallel Multiplier (Booth Multiplier )

sale OFFER 40%

2022, Area Efficient, VLSI

A Unified Approach for Realization of IIR Filters in Delta Domain

sale OFFER 36%

High speed VLSI Design, VLSI, VLSI 2023, VLSI_2023

A VLSI-Based Hybrid ECG Compression Scheme for Wearable Sensor Node

sale OFFER 25%

2020, NOC VLSI Design, VLSI

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers

sale OFFER 25%

2022, Area Efficient, VLSI

Advanced Encryption Standard Algorithm with Optimal S-box and Automated Key Generation

sale OFFER 50%

2022, Area Efficient, VLSI

Algorithm Level Error Detection in Low Voltage Systolic Array

sale OFFER 36%

2019, High speed VLSI Design, VLSI

An Analog LO Harmonic Suppression Technique for SDR Receivers

sale OFFER 36%

2021, Area Efficient, VLSI

An Efficient and High Speed Overlap Free Karatsuba Based Finite Field Multiplier for FPGA Implementation

sale OFFER 38%

2018, Area Efficient, VLSI

An Efficient Design for Reversible Wallace Unsigned Multiplier

sale OFFER 35%

Image Processing, VLSI, VLSI 2023, VLSI_2023

An Efficient Image Encryption Algorithm Based on Innovative DES Structure and Hyperchaotic Keys

sale OFFER 20%

2014, Area Efficient, VLSI

An Efficient Implementation of Floating Point Multiplier

sale OFFER 44%

2018, High speed VLSI Design, VLSI

An Efficient VLSI Architecture for Convolution Based DWT Using MAC

sale OFFER 20%

Image Processing, VLSI, VLSI Application / Interface and Mini Projects

An Innovative Area Efficient Pixel Shuffling Method for Image Encryption Algorithm

sale OFFER 20%

2014, Area Efficient, VLSI

An LUT Based RNS FIR Filter Implementation for Reconfigurable Applications

sale OFFER 47%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

An Optimization in Conventional Shift &Add Multiplier for Area-Efficient Implementation on FPGA

sale OFFER 68%

Image Processing, VLSI, VLSI 2023, VLSI_2023

An Ultra-Efficient Approximate Multiplier with Error Compensation for Error-Resilient Applications

sale OFFER 33%

2019, Low power VLSI Design, VLSI

Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate

sale OFFER 38%

2020, Area Efficient, VLSI

Approximate Multiplier Design Using Novel Dual-Stage 4 : 2 Compressors

sale OFFER 50%

Accessories, VLSI, VLSI 2024

Approximate Multiplier Design with LFSR-Based Stochastic Sequence Generators for Edge AI

sale OFFER 40%

2021, High speed VLSI Design, VLSI

Approximate Pruned and Truncated Haar Discrete Wavelet Transform VLSI Hardware for Energy-Efficient ECG Signal Processing

sale OFFER 40%

2022, Image Processing, VLSI

Area and Power Efficient Truncated Booth Multipliers Using Approximate Carry-Based Error Compensation

sale OFFER 29%

2020, Area Efficient, VLSI

Area Delay and Energy Efficient Multi-Operand Binary Tree Adder

sale OFFER 44%

2019, Area Efficient, VLSI

Area-Efficient Bidirectional Shift-Register Using Bidirectional Pulsed-Latches

sale OFFER 29%

2019, Image Processing, VLSI

Area-Time Efficient Streaming Architecture for FAST and BRIEF Detector

sale OFFER 30%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

AxPPA: Approximate Parallel Prefix Adders

sale OFFER 33%

2019, Low power VLSI Design, VLSI

Chaos-Based Bitwise Dynamical Pseudorandom Number Generator on FPGA

sale OFFER 40%

2019, Low power VLSI Design, VLSI

CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency

sale OFFER 50%

2019, Low power VLSI Design, VLSI

Column-Selection-Enabled 10T SRAM Utilizing Shared Diff-VDD Write and Dropped-VDD Read for Power Reduction

sale OFFER 30%

2017, Area Efficient, VLSI

Comparative study of 16-order FIR filter design using different multiplication techniques

sale OFFER 38%

2020, Area Efficient, VLSI

Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers

sale OFFER 29%

2019, Image Processing, VLSI

Constant Time Hardware Architecture for a Gaussian Smoothing Filter

sale OFFER 29%

2022, Area Efficient, VLSI

Design and Analysis of a Majority Logic Based Imprecise 6-2 Compressor for Approximate Multipliers

sale OFFER 43%

2020, Area Efficient, VLSI

Design and analysis of High speed Wallace tree multiplier using parallel prefix adders for VLSI circuit designs

sale OFFER 40%

Area Efficient, VLSI, VLSI 2023

Design and Evaluation of Inexact Computation based Systolic Array for Convolution

sale OFFER 25%

2020, High speed VLSI Design, VLSI

Design and FPGA Implementation of Lattice Wave Digital Notch Filter with Minimal Transient Duration

sale OFFER 29%

Area Efficient, VLSI, VLSI 2024

Design and Implementation of 32-bit CSPRNG using the PRESENT cipher with Dual Polynomial PRNG for Enhanced Randomness and Precision

sale OFFER 47%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

Design and Implementation of an 8-bit Approximate Wallace Tree Multiplier for Energy Efficient Deep Neural Networks

sale OFFER 33%

Low power VLSI Design, VLSI, VLSI Application / Interface and Mini Projects

Design and Implementation of Arithmetic Logic Unit in DSCH3 and Microwind

sale OFFER 50%

VLSI, VLSI Application / Interface and Mini Projects

Design and Implementation of Arithmetic Logic Unit in HDL

sale OFFER 36%

2018, Image Processing, VLSI

Design and Implementation of Efficient Streaming Deblocking and SAO Filter for HEVC Decoder

sale OFFER 29%

2015, Area Efficient, IEEE, VLSI

Design and Low-Complexity Implementation of Matrix–Vector Multiplier for Iterative Methods in Communication Systems

sale OFFER 40%

2020, Low power VLSI Design, VLSI

Design of a Scalable Low Power 1 bit Hybrid Full Adder for Fast Computation

sale OFFER 50%

VLSI, VLSI Application / Interface and Mini Projects

Design of Approximate Restoring Divider

sale OFFER 40%

2018, Low power VLSI Design, VLSI

Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications

sale OFFER 47%

Area Efficient, VLSI, VLSI 2023, VLSI_2023

Design of High Speed 8-bit Vedic Multiplier using Brent Kung Parallel Prefix Adder

sale OFFER 33%

2016, Low power VLSI Design, VLSI

Design of Low Power High Performance 2-4 and 4-16 Mixed-Logic Line Decoders

sale OFFER 20%

2019, High speed VLSI Design, VLSI

Design of Reconfigurable Digital IF Filter with Low Complexity

sale OFFER 36%

2021, High speed VLSI Design, VLSI

Design of SEU Tolerant 2D-FFT in SRAM-based FPGA

sale OFFER 38%

2019, High speed VLSI Design, VLSI

Design of Sparse FIR Filters With Reduced Effective Length

sale OFFER 40%

2015, Area Efficient, IEEE, VLSI

Design of Testable Reversible Sequential Circuits

sale OFFER 30%

2021, Image Processing, VLSI

Design of ultra-low power consumption approximate 4-2 compressors based on the compensation characteristic

sale OFFER 36%

2020, Area Efficient, VLSI

Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits

sale OFFER 44%

Area Efficient, VLSI, VLSI 2024

Efficient Approximate Floating-Point Multiplier with Runtime Reconfigurable Frequency and Precision

sale OFFER 28%

Area Efficient, VLSI, VLSI 2024

Efficient CRC-BCH Unified Encoder for Global Positioning System

sale OFFER 40%

2019, Area Efficient, VLSI

Efficient Design for Fixed-Width Adder-Tree

sale OFFER 50%

VLSI, VLSI Application / Interface and Mini Projects

Efficient Design of Behavioral Clock Divider for Multiple Frequency

sale OFFER 25%

Area Efficient, VLSI, VLSI Application / Interface and Mini Projects

Efficient Image Conversion and Restoration System with Hexadecimal Encoding and Quality Evaluation

sale OFFER 50%

Area Efficient, VLSI, VLSI 2024

Efficient Pseudo Random Number Generator (PRNG) Design on FPGA

sale OFFER 29%

2017, Image Processing, VLSI

Efficient Super Resolution Algorithm using Overlapping Bi-cubic Interpolation

sale OFFER 44%

2018, Low power VLSI Design, VLSI

Efficient TCAM Design Based on Multipumping Enabled Multiported SRAM on FPGA

sale OFFER 40%

2017, Image Processing, VLSI

Energy-Efficient Approximate Multiplier Design using Bit Significance-Driven Logic Compression

Provide Wordlwide Online Support

We can provide Online Support Wordlwide, with proper execution, explanation and additionally provide explanation video file for execution and explanations.

24/7 Support Center

NXFEE, will Provide on 24x7 Online Support, You can call or text at +91 9789443203, or email us nxfee.innovation@gmail.com

Terms & Conditions:

Customer are advice to watch the project video file output, and before the payment to test the requirement, correction will be applicable.

After payment, if any correction in the Project is accepted, but requirement changes is applicable with updated charges based upon the requirement.

After payment the student having doubts, correction, software error, hardware errors, coding doubts are accepted.

Online support will not be given more than 3 times.

On first time explanation we can provide completely with video file support, other 2 we can provide doubt clarifications only.

If any Issue on Software license / System Error we can support and rectify that within end of day.

Extra Charges For duplicate bill copy. Bill must be paid in full, No part payment will be accepted.

After payment, to must send the payment receipt to our email id.

Call us today at : +91 9789443203 or Email us at nxfee.innovation@gmail.com

NXFEE Development & Services

2014

2015

2016

2017

2018

2019

Provide Wordlwide Online Support

24/7 Support Center

Terms & Conditions:

Call us today at : +91 9789443203 or Email us at nxfee.innovation@gmail.com

NXFEE Development & Services

Product Categories

Filter by price

Product Status

Sort by producents

THANK YOU

Our services

Quick Links

Contact us :

Our services

Quick Links

Contact us :